Abstract-In this paper, an all-optical regenerator based, photonic packet switch arch itecture, wh ich consists of the fiber loop for the storage of the contending packets, is considered. In the loop buffer, the available buffer space may not be fully utilized due to the limited re-circulat ion count of the data placed on buffer. This limit can be counteracted by placing a poo l of regenerators inside the buffer. As optical regenerators are costly devices, hence they should be placed optimally in the buffer. The simu lations results are presented by consider Priorit ized and nonprioritized traffic. It is shown in the results that regeneration of data is essential if prioritized traffic has to be considered.
I. Introduction
Optical packet switching (OPS) is a connectionless networking solution that provides very fine granularity and optimu m bandwidth utilization, wh ich in a core network can provide very h igh throughput, data rate transparency and low latency, etc. Still, all-optical switches are difficu lt to implement, mainly because of unavailability of optical counterparts of electronic RAMs. The one possible choice is, hybrid technology (referred as photonic packet switching (PPS)), wh ich utilizes mature electronics for the control operations and optics for data transmission.
However, the photonic packet switching (PPS), even when applying electronics for control operation, will face the co mmon problems o f optical packet switching (OPS) in the data plane, such as the need for fast alloptical switch ing devices and fast tunable wavelength converters, the lack of optical buffering, etc. St ill, PPS is one of the promising technologies. The important aspects of photonic packet switching [1] are packet synchronization, clock recovery, packet routing, control, contention resolution and packet header rep lacement. This paper deals with the effective utilization of available buffer space in an optical loop buffer based switch architecture. In the optical packet switching, buffering will be required when t wo or mo re packets arrive for the same destination in same t ime slot. One of the contending packets will be directed to the output port, and rests of them, if buffer space is available are stored in fiber delay lines otherwise dropped at the input to the switch. The stored packets can't be stored for infinite duration as the re-circulation count (in case of re-circulat ing buffer) which arises due to the unwanted constraints such as noise at the amplifier and crosstalk of the co mponents. In the recent past, optical loop buffer based architectures were not paid much attention because of re -circulation limits in-spite of their advantages over other architectures [2] . To counteract the re-circulat ions problem, we extended the work presented in [3] was extended by employ ing a pool of 3R (re-amp lification, re -shaping and re-timing) regenerators inside the buffer [4] . In this paper, simu lation result are presented for Priorit ized and nonPriorit ized traffic, and result shows that the regeneration of data is essential in case of Prioritized traffic.
The paper is organized as follows. In the Sect. 2, overview of the related work is presented. Description of the architecture is e xp lained in Sect. 3, Perfo rmance
II. Related Works
In the last several years, many research groups all over the world have been involved in the prototyp e designing of OPS architecture, and this exp loration resulted in many architectures. Among the various optical packet switching architectures, the loop buffer based architecture shows inherent advantages over the others [2] . The description of the loop buffer based architectures can be found in [2] [3][5] [6] [7] [8] and their comparative study is performed in [2] . It has been found that architecture shown in Figure 1 , performs better in comparison to other loop buffer based architectures [2] [3] [5] [6] [7] [8] . In these architectures, main optical power signal loss is due to the splitter/co mbiner, which is used to realize the switch arch itecture. However, the loss of the loop buffer is compensated by optical amp lifier to restore the signal's power, but unfortunately, it also adds ASE noise to the signals. In addit ion to this, crosstalk also occurs among the channels due to the non-perfect spatial isolation of the optical components. Thus, the system undergoes various distortions due to the impairments caused by noise, attenuation, crosstalk and the fiber d ispersion, among others. These degrading terms accu mulate in each re -circulation and thus, reduce the SNR. Th is reduction in SNR, restrict the data storage in the buffer by imposing re-circulation limits (the maximu m nu mber of revolution of the data into the buffer before it can be received correctly at the output). However, in the same system, using higher power levels, the number of allowed re -circulat ions can be increased, but at higher power levels, non-linear effects start to dominate for e.g. the phenomenon of four-wave mixing (FWM) affects the system performance drastically as investigated in [8] . Thus, even higher power levels don't provide very effect ive solution. In examine the loop, we will find that, in the buffer TW C is one component, which has the potential to suppress the noise and regenerate the signal. However, the co mmercialized TWC is in its very early stage and is noisy in nature (http://www.inphenix.co m). Hence, in the paper, we have assumed that the TWCs are noisy device and only optical regenerators have the capability to re-generate the signal. In past, numerous publications reported on 3R regeneration in the lab environment as well as in field trial [8] [9][10] [11] . The investigation of 3R regeneration in the fiber loop is performed in [9] with their cascaded effect. The cascade ability of 100 optical 3R regenerators is presented in [8] . In [10] , it is shown that, 1,250,000-km t ransmission is possible through 3R regeneration at 10 GB/s system. Hence, using the 3R regeneration mechanism inside the buffer, the performance of the switch can be improved significantly.
A regenerator based OPS architecture is proposed by [8] . However, in th is architecture data is taken out fro m the loop buffer, electronically regenerated and then again, pushed into the loop after electronic-to-optical (E/O) conversion. So in this process optical-toelectronic (O/E) and E/ O conversion is required. The major advantages of architecture consider in this paper over the architecture [8] is:
1. Simultaneous read/write operation can be performed.
2. Control unit complexity is less (as in the architecture, A1 there are fewer control point).
3. No O/E and E/O conversion.
4. Buffer usage is better [3] , in comparison to other loop buffers based architecture.
III. Loop Buffer Based Architecture
In this section, the loop buffers based architecture structure without and with regeneration are discussed. This section highlights architecture A1 and architecture A2 with advantage of architecture A2 over architecture A1.
Architecture A1
The architecture A1 is shown in Figure 1 . Here, buffered packets use WDM technology to share the loop buffer [1] . The numbers o f buffer wavelengths depend on the desired traffic throughput, packet loss probability and various component parameters. In this architecture, at the input to the switch, the wavelengths of the incoming packets are tuned appropriately, either to place them in the buffer or to d irect them to their respective outputs. The incoming packets can be placed on the loop buffer by converting their wavelengths to the available free buffer wavelengths; and if the buffer is full then the packets cannot be stored. In such a case, packets will be dropped at the input to the switch and are considered as lost. The buffered packets will keep on circulating around the fiber loop until contention resolves. Afterwards, the packets can be read out fro m The main limitations of the architecture are found as under.
1. It has less buffer utilization due to re-circulation count.
2. The packet loss probability of low priority packet is very higher, due to the higher loss of packet.
3. Higher priority packet captures the full buffer capacity.
4. The performance of the switch degrades severely due to the re-circulation count.
Architecture A2
The modified arch itecture consists of N tunable wavelength converters (TWCs) one at each input, a recirculat ing loop buffer and one 1 × N demu x at the output of the switch (Figure 2 ). The re-circu lating loop comprises of 3dB coupler, demu x, TWC, regenerator (denoted by R), co mb iner, EDFA to co mpensate the loop loss and an isolator in Figure 2 , R+TW C denotes that in corresponding branch of buffer demu x, both regenerator and TWC are placed. Hence, in the architecture A1, we have added optical regenerators in a few branches of buffer demu x, and placing of regenerators is done in such a way that each packet gets regenerated before it crosses the upper circulat ion limit by any one of the regenerator. The elaborated discussion as follows:
The buffer demu x have B ports correspond to wavelengths ranging fro m and so on. If packet stays in the buffer, then due to the wavelength shift, packets will pass through the each port of the buffer demu x, and as on some of these ports regenerators are placed. Hence, packets will automatically pass through the different regenerators. In this process, few packets wh ich do not require regeneration will also get regenerated, but there is no harm if a packet gets regenerated earlier than it reaches the maximu m circulation count. The main advantages gained due to the placement of the regenerators are:
1. Signal quality will be maintained.
2. Buffer capacity can be utilized effectively.
3. The regeneration of signals will allow the cascadability of the switches in the core network.
In the next sub section, regenerated based switch architecture is considered.
And it is shown, the circulation limited can be overcome by placing a regeneration scheme inside the buffer. Hence, it is exceeded that, the performance of the switch should improve significantly.
IV. Performance Measures of the Loop Buffer Based Architecture
The design of any optical packet switch arch itecture is affected by nearly countless attributes. However, the most important one are described in Table 1 . The performance of the switch in terms of loss, power, noise and BER analysis is performed in [12] . In the same paper, the detrimental effect of four-wave mixing (FWM) is also studied, and it is concluded that the architecture shown in figure 1 , suffers fro m the re -circulat ion limits. Hence, to enhance the re-circu lation count the placement of the regenerators inside the buffer is proposed in [4] [13] .
The resultant architecture is shown in Figure 2 , here ‗R' represents the regenerators and ‗T' represents the tunable wavelength converter. This regeneration will be essential part of the loop buffer under prioritized traffic as a few lo w priorities may stay in the buffer for more than B re-circulations or in other words may stay in the buffer fo r mo re than B slots. The required nu mber of regenerators for different re -circulat ion limit and buffering capacity can be obtained from [4] such that min min (1)
full buffer capacity can be ut ilized without any recircu lation limit. In the loop buffer, all-optical 3R regeneration is assumed. Placement of Regenerators [10] Packet Loss Probability(Without Re-circulation limits) [12] Packet Loss Probability(With Re-circulation limits) [13] Packet Loss Probability(In presence of Regenerators) [13] Copyright © 2013 MECS I.J. Information Technology and Computer Science, 2013, 01, 37-50
Hence, in turns it can be further assume that after regeneration a packet can re-circu late for MC more recircu lation. Therefore, mu ltip le regenerations of packets will allow longer duration of the data storage [4] .
V. Simulation and Result
The performance evaluation of the switch is measured in forms of packet loss probability. The simu lation is done MATLA B. The SIMULATOR is the random event generator. Hence, to observe the steady state performance result Monte-Carlo simu lation is performed. The simulat ion is performed for 6 2 10  iteration.
The Traffic Model
In this paper random traffic model is considered. This model is simple; still it provides good insight into the performance of the architecture, and also help us to compare our result with previous publish results [7] .
This model assumes that the packet can arrive at any of the inputs with probability P and each packet is equally likely to be destined to any of the N outputs with probability 1/N. Thus, the probability that Z packets arrive for a part icular output in any time slot is given by [14] . class2… class-S packets to the total number of packets.
Wavelength Consideration and Conversion
For the switch arch itecture the algorith m according to which the packets are forwarded to the output or stored into the buffer, is as follows.
The switch uses (B+N) wavelengths, where B is the number of buffer wavelengths, and N is the nu mber of wavelengths used for direct transmission to the output by passing the fiber loop. The steps to be followed are:
1)
All-optical wavelength converters at the inputs of the switch can be tuned to any of the (B+N) wavelengths instantaneously.
2)
The buffer is such that read and write operations happen simultaneously in the same slot for the loop buffer wavelength.
Traffic without Priority without Re -circulati on Limits
1. If there are (1 ) i i B  packets in the buffer for the output j, only one of i packets will be sent to the output j. if in the same slot, there are one or more packets also present at the inputs for the output j, then these will be buffered in the loop buffer to the extent allo wed by ru les 3 and 4. If all the buffer wavelengths are occupied, then remaining packets will be dropped.
2. Considering the case when there is no packet in the buffer to the output j, but m input lines have packets for that output, and then one of these m packets is direct ly sent to the output j in the switch. The remain ing m-1 packets will be stored into the buffer to the extent permitted by rules 3 and 4.  Hence, B = 4 can be considered as very small buffer space. For B = 16, the packet loss probability is 4 
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 even at the load of 0.8. It means as load increases, to maintain the same packet loss probability, more buffer space is required.
With Re-Circulation Limits
The algorith m is same as above, except the third point will be replaced as, The Figure 7 shows the packet loss probability of the switch architecture for the different circulation limits in the loop buffer with buffering capacity of B = 8. Curves are plotted for the maximu m circulat ion limit values (MC) of 2, 4, 6 and 8. We can clearly visualize that as the maximu m nu mber of allowed re-circu lation increases, the probability of packet loss decreases. At the load value 0.6, it can be observed for MC = 2, packet loss probability is above , so improvement by a factor of more than 10. It shows that the switch architecture give improved performance as we relax (increase) the nu mber of maximu m circulat ion limit. The nearer the circu lation limit is to total buffer capacity, the more improved performance it p rovides. As we can see at load 0.6, for MC = 8 the packet loss probability is 4 
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 , which is under acceptable limits. This happens because in case of MC = 2, buffer space may not be fully utilized due to circulat ion limit even if buffer space is available, we cannot store more than two packets for each output. So if there are more than three packets at the inputs of the switch in single time slot, except three all other packets have to be dropped. As we increase the circulation limit, the buffer capacity can be utilized more effectively. It proves from the fact that the curve for MC = 8 in Figure  7 resemb les the curve for B = 8 in Figure 6 . It can be inferred that when circu lation limit comes closer to the total buffer size, the behavior of the architecture is similar to its behavior with buffer having no circulation limit. 
Traffic wi th Pri ority (Without re -circulati on Limits)
1) In any slot, if there are one or mo re packets present in the buffer or in the input lines for output j, then the packet would be sent to the output j following the rules 2 and 3.After repeating rule 2 and 3 for each output, remain ing packets in the input lines would be buffered following ru le 5-6. Any leftover packets will be dropped.
2) If there are only two classes (priority) of packets namely high and lo w and there are packets in the buffer for the output j. If high priority packets are in buffer for output j, send one of them to the output j. If no high priority packet is present in the buffer for output j, then in that slot check all inputs of the switch for a high priority packet for the output j and if one or more high priority packets are present in the input for output j, send one of them to the output j. if no high priority packet is sent to output j, go to rule 5.
3) If there is no high priority packet for output j, neither in buffer nor in input lines, then if there are low priority packets present in the buffer for output j, send one of them to the output j. And if there is no (neither high nor low) packet in the buffer for the output j and no high priority packet in input lines for output j in that slot, then in that slot check inputs of the switch for a low priority packet fo r the output j and if one or more low prio rity packets are present in the input for output j, send one of them to the output j. In the first simulation as shown in Figure 8 there are 50% h igh priority traffic and 50% lo w priority traffic of the total traffic the factor Q can be defined as : The buffer size is B = 8. It can be observed from Figure 8 that switch efficiently stores the high priority traffic. High priority packet loss probability at load 0.6 is below 6 10 ,  which is almost negligible. At traffic load of 0.7, high priority packet loss probability is approximately 5 
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 and low priority packet loss probability is nearly 3 
 . It can be inferred that the switch can provides better quality of service to high priority packets than low priority packets. The total packet loss probability matches exactly with the packet loss probability for traffic with no priority (Figure 8) . So, the switch is giving good performance for high priority traffic without much deteriorating perfo rmance for the low priority traffic as they have low priority and loss of some of them can be afforded. In Figure 9 , co mparison has been made between h igh priority traffic, here Q = 0.2 signifies that in total traffic, 20% is high priority t raffic and 80% is low p riority traffic. As we reduce the high priority packets fro m the total traffic, the packet loss probability reduces. Up to the load of 0.7, the high priority packet loss probability is around 4 
 .In Figure 10 , it can be observed that for the different percentage of low priority traffics, the switch performance is almost same. It is expected as low priority packets will always be lost over high priority packets. In Figure 11 , lo w p riority traffic is 70% of the total traffic. Packet loss probability for low priority traffic is same as for the traffic with no priority. 
With Re-circulation Limits
The algorith m is same as above, except the fifth point will be replaced as, Fro m Figure 12 to Figure 14 , packet loss probability versus load on the system is plotted for the traffic with priority for different circulation limits in the loop buffer. In Figure 12 , the circulat ion limit (MC) is two. At load 0.6, h igh priority packet loss probability is above 4 10  , whereas low prio rity packet loss probability is above 2 
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 . It is because high priority packet is always saved fro m being lost at the cost of low prio rity packets. Figure 13 shows the results for MC = 4, wh ich shows improvement in the packet loss probability fo r both types of priorities packets in comparison to MC = 2. The packet loss probability of h igh priority packets at load 0.6 is below 4 
 . The improvement is because the more number of packets can be stored inside the buffer due to relaxation in circulat ion limit. Figure 13 and Figure 14 show the results for MC = 4 and MC = 8, respectively. As we move fro m MC = 4 to MC = 8, the improvement in the performance of the switch for high priority packets is mo re than for low prio rity packets. As at the load 0.7, in Figure 13 the high priority packet loss probability is . It is because; relaxation in circulation limit allows more number of high priority packets to be stored in comparison to low priority packets if buffer space is available. Fro m all the above four figures, it can be observed that the algorithm of the switch provides better quality of service to high priority packets than low priority packets for any circulat ion limit . Ho wever, as the circulation limit increases, improvement in performance occurs for both types of priorit ies. In the next two figures (Figure 15 and Figure 16 ), we can observed the effect of circulation limit on for the t raffic with h igh prio rity for different values of MC. In the simu lation, the high priority traffic is 50% of the total traffic. Fro m the Figure 15 , it can be v isualized that, as we increase the circulation limit MC, the packet loss probability decreases quite significantly. At load 0.7, for MC = 2, the packet loss probability is .We can observe that the switch performs quite efficiently for high priority packets. At the higher loads on the system, for MC = 4 and 8, the packet loss probabilit ies are nearly same. It is because at higher loads, buffer space gets occupied quite frequently; and more nu mber of packets gets lost at the input of the switch. Figure 16 shows the packet loss probability for the traffic with lo w priority for different values of MC. In the simulat ion, the low priority traffic is 50% of the total traffic. Fro m the Figure 16 , it can be visualized that as we increase the circulat ion limit MC, the packet loss probability decreases quite significantly. At load 0.6, for MC = 2, the packet loss probability is above Reason for the less imp rovement for MC = 8 is same as explained in previous paragraph. If the loop buffer has circulat ion limits of two or four and B = 8, then a large buffer space may remain efficiently unutilized, because as only two (for MC = 2) or four (for MC = 4) can be stored in the buffer. Hence, if for a part icular output port more than MC, say MC', packets arrive then MC'-MC packets have to be dropped even if some buffer space is vacant. There must be some provision inside the buffer wh ich can remove the effect o f circu lation limit so that buffer space can be utilized efficiently. Circulat ion limit inside the buffer has deleterious effects on the performance of loop buffer based switch architecture. It leads to losing of packets in spite of free buffer space. The next section of the paper addresses this issue and it discusses about removal of circu lation limit using regenerators inside the buffer.
Performance analysis of switch (circulati on limit in the buffer)
In photonic packet switches, the storage duration of the packets in the fiber delay-line is limited by the number of recircu lation allowed in the buffer. When more than one packet arrives for the same output in a single time slot, one of them will be sent to the output. In case of class differentiation, h igh priority packets would be given preference. If possible, other packets would be stored in the buffer. The packet with higher priority will be stored first then if buffer is vacant, then lower priority packets will also be stored. Now if buffer allo ws finite amount of circu lations to a packet i.e. MC, any packet can stay only for MC circulations inside the buffer. If, for any output, there are MC packets inside the buffer, the next packet to be stored in the buffer for the same output will take more than MC circu lations before co ming out of buffer, hence it should be dropped because it will be degraded much inside the buffer because various impairments like ASE, crosstalk etc. and cannot be retrieved at the outputs. If there are m packets already stored in the buffer for the same output, then the next packet for the same output to be stored in the buffer will have to circulate at least m+1 times (may be more in case of prio rit ized traffic) in the buffer before being sent to the output. Therefore, in priorit ized traffic a packet may re-circulate for mo re than B recirculat ions and hence, regeneration of data is essential in the loop buffer. As in the absence of regeneration, packet will not be able to survive more than few recirculations due to the accumulated impairments. 
Algorithm of the Switch under Regeneration
The algorith ms of the switch is same as traffic without priority with re-circulation limit except, 1) If the number of packets in the buffer is less than MC, and the packets in the input lines to the output j are to be buffered, they would be stored. And if the number of packets in the buffer is equal to MC, then check if the packet in the input for output j would be able to get a regenerator in any circulat ion before crossing MC. If yes, then packet must be stored in the buffer, if rule -2 allows it.
2) If the packet has to be stored for more than one regeneration, then it will be buffered in the loop only if regenerator is available in the part icular slots in wh ich regeneration is needed.
In this sub-section the performance of the switch is measured, wh ile vary ing the number of regenerators present in the buffer. In the simulation MC= 2 and 4 is considered.
Circulation Limit (MC = 2)
The required nu mber of regenerators for the buffer with maximu m re -circulation limit (MC) two is four. In Figure 17 , packet loss probability has been obtained for different numbers of regenerators (R) ranges from 0 to 4, for the switch size is N = 4 and buffer size B = 8. R = 0 implies that inside the buffer there is no regenerator, the corresponding packet loss probability curve shown in Figure 17 and it resembles with the performance of the switch for MC = 2 without any priority. It can be observed that for traffic load of 0.6, the packet loss probability is above for R = 0 and R = 1 respectively. But as we put second regenerator (R = 2) in place, the performance improves significantly, with packet loss probability value reduces to less than 3 
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 and the improvement by a factor of more than 10. Furthermo re, increasing nu mber of regenerators from t wo to three (R = 3), improvement is not very significant as compared to the improvement occurred in case of fro m R = 1 to R = 2. In case of R = 2 to R = 3, value of packet loss probability reduces only fro m Figure 17 that there is a difference in packet loss probability up to load of 0.7 and becomes nearly equal fro m the load 0.8, because after load 0.8, a large number o f packets arrive and even large buffer space cannot improve packet loss probability. For R = 4, at the traffic load 0.6, the packet loss probability is below to 4 
 so, placing four regenerators inside the buffer makes it free of the circu lation limit. Since, regenerator's cost is high, it is better to use those many regenerators, which is cost effective and at the same time they can offer good performance. In case of buffer with maximu m circulation limit (MC) two, nu mber of regenerators two and four are mo re effective and logical. It means it is better to use two regenerators instead of three as the improvement in performance (packet loss probability) is not much when we increase number of regenerators from t wo to three, and cost is increased as regenerators are costly.
Circulation limit (MC = 4)
For N = 4 and B = 8 with maximu m circulation limit of the buffer is MC =4, nu mber of regenerators required to utilize the buffer capacity effectively is two (R =2). In Figure 18 , packet loss probability with respect to load on the system is given for d ifferent nu mber of regenerators (R = 0 to 2).When there is no regenerator (R = 0), at modest load of 0.6, wh ich is quite relevant in real t ime scenario, packet loss probability is 3 
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 . By placing one regenerator (R = 1) inside buffer, packet loss probability improves significantly. The packet loss probability is in between 
VI. Conclusions
Quality of service is an impo rtant issue for the real time applications. Loss of information should be avoided as it will lead to unintellig ible informat ion. There is always distinction between applications on the basis of priority. So me of them are highly priorit ized. They must be provided better quality of service. Loop buffer based switch architecture (A 2) provides better quality of service to the high-priority data. At the same time it does not degrade the quality of service for the low prio rity traffic. Circulat ion limit inside the buffer has deleterious effects of the performance of loop buffer based switch architecture. It leads to lose of packets in spite of free buffer space. The re-circulat ion of circulat ion limit can be overcome by p lacing regenerators inside the buffer. This has been shown that using regenerators inside the buffer circulation limits can be relaxed, and full buffer capacity can be utilized without any circulation limits. All-optical regenerators are preferab le over optoelectronic regenerators , due to the lesser speed of opto-electronic co mponents to their electronic counterparts. The cost of the regenerator will affect the cost of the switch, so the nu mber of regenerators should be less in the number is placed according to the required performance of the switch.
